ARCH   = riscv
CPU    = v1
SOC    = g32s10
GCC_PATH = /home_a/ywhan/toolchain/riscv32-ingenic-v1-elf-tools-r0.0.5/bin
PREFIX = riscv32-unknown-elf-

